

CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC

ADV7150

FEATURES

220 MHz, 24-Bit (30-Bit Gamma Corrected) True Color Triple 10-Bit "Gamma Correcting" D/A Converters Triple 256 × 10 (256 × 30) Color Palette RAM On-Chip Clock Control Circuit Palette Priority Select Registers RS-343A/RS-170 Compatible Analog Outputs TTL Compatible Digital Inputs Standard MPU I/O Interface 10-Bit Parallel Structure 8+2 Byte Structure Programmable Pixel Port: 24-Bit, 15-Bit and

8-Bit (Pseudo)

Pixel Data Serializer

Multiplexed Pixel Input Ports; 1:1, 2:1, 4:1 +5 V CMOS Monolithic Construction 160-Lead Plastic Quad Flatpack (QFP) Thermally Enhanced to Achieve $\theta_{1.C}$ < 1.0°C/W

MODES OF OPERATION

24-Bit True Color (30-Bit Gamma Corrected)

- @ 220 MHz
- @ 170 MHz
- @ 135 MHz
- @ 110 MHz

@ 85 MHz
8-Bit Pseudo Color
15-Bit True Color
APPLICATIONS
High Resolution, True Color Graphics

Professional Color Prepress Imaging


GENERAL DESCRIPTION

The ADV7150 (ADV®) is a complete analog output, Video RAM-DAC on a single CMOS monolithic chip. The part is specifically designed for use in high performance, color graphics workstations. The ADV7150 integrates a number of graphic functions onto one device allowing 24-bit direct True-Color operation at the maximum screen update rate of 220 MHz. The ADV7150 implements 30-bit True Color in 24-bit frame buffer designs. The part also supports other modes, including 15-bit True Color and 8-bit Pseudo or Indexed Color. Either the Red, Green or Blue input pixel ports can be used for Pseudo Color.

(Continued on page 12)

ADV is a registered trademark of Analog D evices, Inc.

FUNCTIONAL BLOCK DIAGRAM



REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

ADV7150- SPECIFICATIONS $(V_{AA}^1 = +5 \text{ V}; V_{REF} = +1.235 \text{ V}; R_{SET} = 280 \ \Omega. \text{ IOR, IOG, IOB } (R_L = 37.5 \ \Omega, C_L = 10 \text{ pF}); \overline{\text{IOR}}, \overline{\text{IOR}}, \overline{\text{IOB}} = \text{GND. All specifications } T_{MIN} \text{ to } T_{MAX}^2 \text{ unless otherwise noted.})$

Parameter	All Versions	Unit	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC)	10	Bits	
Accuracy (Each DAC)			
Integral N onlinearity	±1	L SB max	Currenteed Manatania
Differential Nonlinearity Gray Scale Error	±1 ±5	L SB max % G ray Scale max	Guaranteed Monotonic
Coding	1.3	Binary	
DIGITAL INPUTS (Excluding CLOCK, CLOCK)			
Input High Voltage, V _{INH}	2	V min	
Input Low Voltage, VINL	0.8	V max	
Input Current, I _{IN}	±10	μA max	$V_{1N} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C _{IN}	10	pF max	
CLOCK INPUTS (CLOCK, CLOCK)			
Input High Voltage, V _{INH}	V _{AA} - 1.0	V min	
Input Low Voltage, V _{INL}	V _{AA} - 1.6	V max	
Input Current, I _{IN}	±10	μA max	$V_{1N} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C _{IN}	10	pF typ	
DIGITAL OUTPUT			
Output High Voltage, V _{OH}	2.4	V min	$I_{SOURCE} = 400 \mu\text{A}$
Output Low Voltage, Vol	0.4	V max	$I_{SINK} = 3.2 \text{ mA}$
Floating-State Leakage Current	20 20	μA max	
Floating-State Output Capacitance	20	pF typ	
ANALOG OUTPUTS	15/22	m A min/may	
Gray Scale Current Range Output Current	15/22	mA min/max	
White Level Relative to Blank	17.69/20.40	mA min/max	T ypically 19.05 mA
White Level Relative to Black	16.74/18.50	mA min/max	Typically 17.62 mA
Black L evel Relative to Blank	0.95/1.90	mA min/max	Typically 1.44 mA
Blank Level on IOR, IOB	0/50	μA min/max	T ypically 5 μA
Blank Level on IOG	6.29/8.96	mA min/max	Typically 7.62 mA
Sync Level on IOG	0/50	μA min/max	T ypically 5 μA
LSB Size	17.22	μA typ	
DAC-to-DAC Matching	3	% max	T ypically 1%
Output Compliance, Voc	0/+1.4	V min/V max	
Output Impedance, R _{OUT}	100	kΩ typ	
Output Capacitance, C _{OUT}	30	pF max	I _{OUT} = 0 mA
VOLTAGE REFERENCE	1 14/1 26	M main M many	V 1 225 V for Crosified Derformance
Voltage Reference Range, V _{REF} Input Current, I _{VREF}	1.14/1.26 +5	V min/V max μΑ typ	$V_{REF} = 1.235 V$ for Specified Performance
	Τ.	рич тур	
POWER REQUIREMENTS V _{AA}	5	V nom	
V AA 1	400	mA max	220 M H z Parts
I _{AA} 3 I _{AA} 3	370	mA max	170 M H z Parts
IAA	350	mA max	135 M H z Parts
I _{AA}	330	mA max	110 M H z Parts
I _{AA}	315	mA max	85 M H z Parts
Power Supply Rejection Ratio	0.5	%/% max	Typically 0.12%/%: COMP = 0.1 μ F
DYNAMIC PERFORMANCE			
Clock and Data Feedthrough ^{4, 5}	-30	dB typ	
Glitch Impulse	50	pV secs typ	
DAC-to-DAC Crosstalk ⁶	-23	dB typ	

NOTES

 $^{^{1}\}pm5\%$ for all versions.

 $^{^2}T$ emperature range (T $_{\text{M IN}}$ to T $_{\text{M AX}}$): 0°C to +70°C; T $_{\text{J}}$ (Silicon Junction T emperature) ≤ 100 °C . 3P ixel Port is continuously clocked with data corresponding to a linear ramp. T $_{\text{J}}=100$ °C .

⁴Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.

⁵TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured the 10% and 90% points. Timing reference points at 50% for inputs and outputs.

⁶DAC-to-DAC crosstalk is measured by holding one DAC high while the other two are making low-to-high and high-to-low transitions.

Specifications subject to change without notice.

TIMING CHARACTERISTICS 1 ($V_{AA}^2 = +5$ V; $V_{REF} = +1.235$ V; $R_{SET} = 280 \ \Omega$. IOR, IOG, IOB ($R_L = 37.5 \ \Omega$, $C_L = 10 \ pF$); $\overline{10R}$, $\overline{10B}$ = GND. All specifications T_{MIN} to T_{MAX}^3 unless otherwise noted.)

CLOCK CONTROL AND PIXEL PORT4

Parameter	220 MHz Version	170 MHz Version	135 MHz Version	110 MHz Version	85 MHz Version	Units	Conditions/Comments
f _{CLOCK}	220	170	135	110	85	M H z max	Pixel CLOCK Rate
t_1	4.55	5.88	7.4	9.1	11.77	ns min	Pixel CLOCK Cycle Time
t_2	2	2.5	3.2	4	4	ns min	Pixel CLOCK High Time
t_3	2	2.5	3	4	4	ns min	Pixel CLOCK Low Time
t ₄	10	10	10	10	10	ns max	Pixel CLOCK to LOADOUT Delay
f _{LOADIN}	110						LOADIN Clocking Rate
1:1 M ultiplexing	110	110	110	110	85	M H z max	
2:1 Multiplexing	110	85	67.5	55	42.5	M H z max	
4:1 M ultiplexing	55	42.5	33.75	27.5	21.25	M H z max	LOADIN Cools Times
t ₅	0.1		0.1	0.1	0.1		LOADIN Cycle Time
1:1 M ultiplexing	9.1	9.1	9.1	9.1	9.1	ns min	
2:1 Multiplexing	9.1	11.76	14.8	18.18	23.53	ns min	
4:1 M ultiplexing	18.18	23.53	29.63	36.36	47.1	ns min	LOADIN High Time
t ₆	4	_	1	4	4	na min	LOADIN High Time
1:1 M ultiplexing	4 4	4 5	4 6	4 8	4	ns min	
2:1 Multiplexing	8	9			9	ns min	
4:1 M ultiplexing	°	9	12	15	18	ns min	LOADIN Low Time
t ₇	4		_	4	1	nc min	LOADIN LOW TIME
1:1 M ultiplexing	4	4 5	4 6	4 8	4	ns min	
2:1 Multiplexing	4 8		12		9 18	ns min	
4:1 M ultiplexing		9		15		ns min	Divol Data Cotun Timo
t ₈	0	0	0	0	0	ns min	Pixel Data Setup Time
t ₉	5 0	5 0	5	5 0	5 0	ns min ns min	Pixel Data Hold Time LOADOUT to LOADIN Delay
t ₁₀	τ-5	τ-5	τ-5	τ-5	τ-5		LOADOUT to LOADIN Delay
τ-t ₁₁ 5 t _{PD} 6	τ-5	1-5	1-5	τ-3	τ-5	ns max	Pipeline D elay
1:1 M ultiplexing	5	5	5	5	5	CLOCKs	$(1 \times CLOCK = t_1)$
2:1 M ultiplexing	6	6	6	6	6	CLOCKs	
4:1 M ultiplexing	8	8	8	8	8	CLOCKs	
t ₁₂	10	10	10	10	10	ns max	Pixel CLOCK to PRGCKOUT Delay
t ₁₃	5	5	5	5	5	ns max	SCKIN to SCKOUT Delay
t ₁₄	5	5	5 5	5	5	ns min	BLANK to SCKIN Setup Time
t ₁₅	1	1	1	1	1	ns min	BLANK to SCKIN Hold Time

ANALOG OUTPUTS⁷

Parameter	220 MHz Version	170 MHz Version	135 MHz Version	110 MHz Version	85 MHz Version	Units	Conditions/Comments
t ₁₆	15 1	15 1	15	15 1	15	ns typ ns typ	Analog Output Delay Analog Output Rise/Fall Time
t ₁₈	15	15	15	15	15	ns typ	Analog Output Transition Time
t _{sk}	2	2	2	2	2	ns max	Analog Output Skew (IOR, IOG, IOB)
	0	0	0	0	0	ns typ	

MPU PORTS^{8, 9}

Parameter	220 MHz Version	170 MHz Version	135 MHz Version	110 MHz Version	85 MHz Version	Units	Conditions/Comments
t ₁₉	3	3	3	3	3	ns min	R/\overline{W} , C 0, C 1 to \overline{CE} Setup T ime
t ₂₀	10	10	10	10	10	ns min	R/\overline{W} , C0, C1 to \overline{CE} Hold Time
t ₂₁	45	45	45	45	45	ns min	CE Low Time
t ₂₂	25	25	25	25	25	ns min	CE High Time
t_{23}^{8}	5	5	5	5	5	ns min	CE Asserted to Databus Driven
t ₂₄ 9	45	45	45	45	45	ns max	CE Asserted to Data Valid
t ₂₅ 9	20	20	20	20	20	ns max	CE Disabled to Databus Three-Stated
	5	5	5	5	5	ns min	
t ₂₆	20	20	20	20	20	ns min	Write Data (D0-D9) Setup Time
t ₂₇	5	5	5	5	5	ns min	Write D ata (D 0-D 9) H old Time

REV. A -3-

NOTES

 1 TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. ECL inputs (CLOCK, $\overline{\text{CLOCK}}$) are V_{AA} -0.8 V to V_{AA} -1.8 V, with input rise/fall times ≤ 2 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤ 10 pF. D atabus (D 0-D 9) loaded as shown in Figure 1. Digital output load for LOADOUT, PRGCKOUT, SCKOUT, I PLL and $\overline{\text{SYNCOUT}}$ ≤ 30 pF.

2±5% for all versions.

 3 T emperature range (T_{MIN} to T_{MAX}): 0°C to +70°C; T_I (Silicon Junction T emperature) ≤ 100°C.

⁴Pixel Port consists of the following inputs: Pixel Inputs: RED [A, B, C, D]; GREEN [A, B, C, D]; BLUE [A, B, C, D], Palette Selects: PS0 [A, B, C, D]; PS1 [A, B, C, D]; Pixel Controls: SYNC, BLANK; Clock Inputs: CLOCK, CLOCK, LOADIN, SCKIN; Clock Outputs: LOADOUT, PRGCKOUT, SCKOUT.

⁵τ is the LOADOUT Cycle Time and is a function of the Pixel CLOCK Rate and the Multiplexing Mode: 1:1 multiplexing; τ = CLOCK = t₁ ns. 2:1 Multiplexing: τ = CLOCK × 2 = 2 × t₁ ns. 4:1 Multiplexing: τ = CLOCK × 4 = 4 × t₁ ns.

plexing; $\tau = \text{CLOCK} \times 2 = 2 \times t_1$ ns. 4:1 M ultiplexing; $\tau = \text{CLOCK} \times 4 = 4 \times t_1$ ns. 6T hese fixed values for Pipeline D elay are valid under conditions where t_{10} and $\tau \cdot t_{11}$ are met. If either t_{10} or $\tau \cdot t_{11}$ are not met, the part will operate but the Pipe line D elay is increased by 2 additional CLOCK cycles for 2:1 M ode and is increased by 4 additional CLOCK cycles for 4:1 M ode, after calibration is performed. Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition. Output rise/fall time measured between the 10% and 90% points of full-scale transition. Transition time measured from the 50% point of full-scale transition to the output remaining within 2% of the final output value. (Transition time does not include clock and data feedthrough.)

 8 t₂₃ and t₂₄ are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.4 V or 2.4 V.

⁹t₂₅ is derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging the 100 pF capacitor. This means that the time, t₂₅, quoted in the Timing Characteristics is the true value for the device and as such is independent of external databus loading capacitances.

Specifications subject to change without notice.




Figure 1. Load Circuit for Databus Access and Relinquish Times





Figure 2. LOADOUT vs. Pixel Clock Input (CLOCK, CLOCK)



*INCLUDES PIXEL DATA (R0-R7, G0-G7, B0-B7); PALETTE SELECT INPUTS (PS0-PS1); BLANK; SYNC

Figure 3. LOADIN vs. Pixel Input Data

-4-




Figure 4. Pixel Input to Analog Output Pipeline with Minimum LOADOUT to LOADIN Delay (4:1 Multiplex Mode)




Figure 5. Pixel Input to Analog Output Pipeline with Maximum LOADOUT to LOADIN Delay (4:1 Multiplex Mode)

REV. A -5-




Figure 6. Pixel Input to Analog Output Pipeline with Minimum LOADOUT to LOADIN Delay (2:1 Multiplex Mode)




Figure 7. Pixel Input to Analog Output Pipeline with Maximum LOADOUT to LOADIN Delay (2:1 Multiplex Mode)

-6-

REV. A




Figure 8. Pixel Clock Input vs. Programmable Clock Output (PRGCKOUT)




Figure 9. Video Data Shift Clock Input (SCKIN) and BLANK vs. Video Data Shift Clock Output (SCKOUT)




Figure 10. Analog Output Response vs. CLOCK

REV. A -7-




Figure 11. Microprocessor Port (MPU) Interface Timing

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min	Тур	Max	Units
Power Supply	V _{AA}	4.75	5.00	5.25	Volts
Ambient Operating Temperature	T A	0		+70	°C
Reference Voltage	V _{REF}	1.14	1.235	1.26	Volts
Output Load	R _L		37.5		Ω

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7150 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ABSOLUTE MAXIMUM RATINGS¹

V_{AA} to GND
Voltage on Any Digital Pin GND - 0.5 V to $V_{AA} + 0.5 \text{ V}$
Ambient Operating Temperature (T_A)55°C to +125°C
Storage T emperature (T _S)65°C to +150°C
Junction T emperature (T _J)+150°C
Lead Temperature (Soldering, 10 secs)+260°C
Vapor Phase Soldering (1 minute)+220°C
Analog Outputs to GND^2 $GND - 0.5$ to V_{AA}

NOTES

¹Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device. T his is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

ORDERING GUIDE 1, 2, 3

Speed						
170 MHz	AD V7150L S220 AD V7150L S170 AD V7150L S135		ADV7150LS110 ADV7150LS85			

NOTES

16-Lead QFP Configuration



¹ADV7150 is packaged in a 160-pin plastic quad flatpack, QFP.

²All devices are specified for 0°C to +70°C operation.

³Contact sales office for latest information on package design.

ADV7150 PIN ASSIGNMENTS

Pin Number	Mnemonic	Pin Number	Mnemonic	Pin Number	Mnemonic	Pin Number	Mnemonic
1	G 3 _A	41	PS1 _D	81	NC	121	R1 _A
2	G3 _B	42	BO _A	82	D2	122	R1 _B
3	G3 _c	43	BO _B	83	NC	123	R1 _C
4	G3 _D	44	B0 _C	84	GND	124	R1 _D
5	G 4 _A	45	B0 _D	85	GND	125	R2 _A
6	G4 _B	46	B1 _A	86	GND	126	R2 _B
7	G4 _C	47	B1 _B	87	D3	127	R2 _C
8	G4 _D	48	B1 _C	88	D4	128	R2 _D
9	G 5 _A	49	B1 _D	89	D5	129	R3 _A
10	G 5 _B	50	B2 _A	90	V _{AA}	130	R3 _B
11	G5 _C	5 1	B2 _B	91	D6	131	R3 _C
12	G 5 _D	52	B2 _C	92	D7	132	R3 _D
13	CLOCK	53	B2 _D	93	D8	133	R4 _A
14	CLOCK	54	B3 _A	94	D9	134	R4 _B
15	LOADIN	55	B3 _B	95	GND	135	R4 _C
16	LOADOUT	56	B3 _c	96	GND	136	R4 _D
17	V _{AA}	57	B3 _D	97	GND	137	R5 _A
18	V _{AA}	58	B4 _A	98	ĪOB	138	R5 _B
19	PRGCKOUT	59	B4 _B	99	ĪOR	139	R5 _c
20	SCKIN	60	B4 _C	100	ĪOG	140	R5 _D
21	SCKOUT	61	B4 _D	101	IOB	141	R6 _A
22	SYNCOUT	62	B5 _A	102	IOG	142	R6 _B
23	GND	63	B5 _B	103	V _{AA}	143	R6 _C
24	GND	64	B5 _C	104	V _{AA}	144	R6 _D
25	GND	65	B5 _D	105	V _{AA}	145	R7 _A
26	G 6 _A	66	B6 _A	106	IOR	146	R7 _B
27	G 6 _B	67	B6 _B	107	COMP	147	R7 _C
28	G 6 _C	68	B6 _C	108	V _{REF}	148	R7 _D
29	G 6 _D	69	B6 _D	109	R _{SET}	149	G O _A
30	G7 _A	70	B7 _A	110	I _{PLL}	150	G O _B
31	G7 _B	71	B7 _B	111	GND	151	G O _C
32	G7 _C	72	B7 _C	112	V _{AA}	152	$G0_D$
33	G7 _D	73	<u>B7_D</u>	113	V _{AA}	153	G1 _A
34	PSO _A	74	<u>CE</u>	114	V _{AA}	154	G1 _B
35	PSO _B	75	R/\overline{W}	115	SYNC	155	G1 _C
36	PS0 _C	76	C 0	116	BLANK	1 56	G1 _D
37	PSO _D	77	C1	117	R O _A	157	G2 _A
38	PS1 _A	78	D 0	118	R O _B	158	G2 _B
39	PS1 _B	79	D1	119	RO _C	159	G2 _c
40	PS1 _C	80	GND	120	RO _D	160	G2 _D

NC = No Connect.

REV. A _9_

PIN FUNCTION DESCRIPTION

Mnemonic	Function
$\begin{array}{c} \overline{\text{RED } (\text{RO}_{\text{A}} \dots \text{RO}_{\text{D}}\text{-}\text{R7}_{\text{A}} \dots \text{R7}_{\text{D}}),} \\ \text{GREEN } (\text{GO}_{\text{A}} \dots \text{GO}_{\text{D}}\text{-}\text{G7}_{\text{A}} \dots \text{G7}_{\text{D}}), \\ \text{BLUE } (\text{BO}_{\text{A}} \dots \text{BO}_{\text{D}}\text{-}\text{B7}_{\text{A}} \dots \text{B7}_{\text{D}}) \end{array}$	Pixel Port (TTL Compatible Inputs): 96 pixel select inputs, with 8 bits each for Red, 8 bits for Green and 8 bits for Blue. Each bit is multiplexed [A-D] 4:1, 2:1 or 1:1. It can be configured for 24-Bit True-Color Data, 8-Bit Pseudo-Color Data and 15-Bit True-Color Data formats. Pixel Data is latched into the device on the rising edge of LOADIN.
$PS0_{A} \dots PS0_{D}, PS1_{A} \dots PS1_{D}$	Palette Priority Selects (TTL Compatible Inputs): These pixel port select inputs determine whether or not the device's pixel data port is selected on a pixel by pixel basis. The palette selects allow switching between multiple palette devices. The device can be preprogrammed to completely shut off the DAC analog outputs. If the values of PSO and PS1 match the values programmed into bits MR16 and MR17 of the Mode Register, then the device is selected. Each bit is multiplexed [A-D] 4:1, 2:1 or 1:1. PSO and PS1 are latched into the device on the rising edge of LOADIN.
LOADIN	Pixel D ata L oad Input (TTL Compatible Input). This input latches the multiplexed pixel data, including PS0-PS1, BLANK and SYNC into the device.
LOADOUT	Pixel D ata L oad O utput (TTL Compatible Output). This output control signal runs at a divided down frequency of the pixel CLOCK input. Its frequency is a function of the multiplex rate. It can be used to directly or indirectly drive LOADIN
	$f_{LOADOUT} = f_{CLOCK}/M$
	where M = 1 for 1:1 M ultiplex M ode M = 2 for 2:1 M ultiplex M ode M = 4 for 4:1 M ultiplex M ode.
PRGCKOUT	Programmable Clock Output (TTL Compatible Output). This output control signal runs at a divided down frequency of the pixel CLOCK input. Its frequency is user programmable and is determined by bits CR30 and CR31 of Command Register 3
	$f_{PRGCKOUT} = f_{CLOCK}/N$
	where $N = 4$, 8, 16 and 32.
SCKIN	Video Shift Clock Input (TTL Compatible Input). The signal on this input is internally gated synchronously with the \overline{BLANK} signal. The resultant output, SCKOUT, is a video clocking signal that is stopped during video blanking periods.
SCKOUT	Video Shift Clock Output (TTL Compatible Output). This output is a synchronously gated version of SCKIN and \overline{BLANK} . SCKOUT, is a video clocking signal that is stopped during video blanking periods.
CLOCK, CLOCK	Clock Inputs (ECL Compatible Inputs). These differential clock inputs are designed to be driven by ECL logic levels configured for single supply (+5 V) operation. The clock rate is normally the pixel clock rate of the system.
BLANK	Composite Blank (TTL Compatible Input). This video control signal drives the analog outputs to the blanking level.
SYNC	C omposite-Sync Input (TTL Compatible Input). This video control signal drives the IOG analog output to the SYNC level. It is only asserted during the blanking period. CR22 in Command Register 2 must be set if SYNC is to be decoded onto the analog output, otherwise the SYNC input is ignored.
SYNCOUT	Composite-Sync Output (TTL Compatible Output). This video output is a delayed version of SYNC. The delay corresponds to the number of pipeline stages of the device.
D 0-D 9	D atabus (TTL Compatible Input/O utput Bus). D ata, including color palette values and device control information is written to and read from the device over this 10-bit, bidirectional databus. 10-bit data or 8-bit data can be used. The databus can be configured for either 10-bit parallel data or byte data (8+2) as well as standard 8-bit data. Any unused bits of the databus should be terminated through a resistor to either the digital power plane (V_{CC}) or GND.
CE	Chip Enable (TTL Compatible Input). This input must be at Logic "0," when writing to or reading from the device over the databus (D 0–D 9). Internally, data is latched on the rising edge of \overline{CE} .

-10- REV. A

Mnemonic	Function
R/\overline{W}	Read/Write Control (TTL Compatible Input). This input determines whether data is written to or read from the device's registers and color palette RAM . R/\overline{W} and \overline{CE} must be at Logic "0" to write data to the part. R/\overline{W} must be at Logic "1" and \overline{CE} at Logic "0" to read from the device.
C0, C1	Command Controls (TTL Compatible Inputs). These inputs determine the type of read or write operation being performed on the device over the databus (see Interface T ruth T able). Data on these inputs is latched on the falling edge of $\overline{\rm CE}$.
\overline{IOR} ; \overline{IOR} , \overline{IOG} ; \overline{IOG} , \overline{IOB} ;	Red, Green and Blue Current Outputs (High Impedance Current Sources). These RGB video outputs are specified to directly drive RS-343A and RS-170 video levels into doubly terminated 75 Ω loads.
	\overline{IOR} , \overline{IOG} and \overline{IOB} are the complementary outputs of IOR, IOG and IOB. These outputs can be tied to GND if it is not required to use differential outputs.
V _{REF}	Voltage Reference Input (Analog Input). An external 1.235 V voltage reference is required to drive this input. An AD 589 (2-terminal voltage reference) or equivalent is recommended. (Note: It is not recommended to use a resistor network to generate the voltage reference.)
R _{SET}	Output Full-Scale Adjust Control (Analog Input). A resistor connected between this pin and analog ground controls the absolute amplitude of the output video signal. The value of R_{SET} is derived from the full-scale output current on IOG according to the following equations:
	$R_{SET}(\Omega) = C1 \times V_{REF}/IOG (mA); \overline{SYNC} \text{ on } GREEN$ $R_{SET}(\Omega) = C2 \times V_{REF}/IOG (mA); NO \overline{SYNC} \text{ on } GREEN.$
	Full-Scale output currents on IOR and IOB for a particular value of R _{SET} are given by:
	IOR (mA) = $C2 \times V_{REF}(V)/R_{SET}(\Omega)$
	and
	IOB (mA) = $C2 \times V_{REF}(V)/R_{SET}(\Omega)$
	where $C1 = 6,050$; PEDESTAL = 7.5 IRE = 5,723; PEDESTAL = 0 IRE
	and
	C2 = 4,323; PEDESTAL = 7.5 IRE = 3,996; PEDESTAL = 0 IRE.
COMP	Compensation Pin. A $0.1~\mu\text{F}$ capacitor should be connected between this pin and V_{AA} .
I _{PLL}	Phase Lock Loop Output Current (High Impedance Current Source). This output is used to enable multiple ADV7150s along with ADV7151s to be synchronized together with pixel resolution when using an external PLL. This output is triggered either from the falling edge of SYNC or BLANK as determined by bit CR21 of Command Register 2. When activated, it supplies a current corresponding to:
	I_{PLL} (mA) = 1,728 × $V_{REF}(V)/R_{SET}$ (Ω)
	When not using the I_{PLL} function, this output pin should be tied to G N D.
V_{AA}	Power Supply (+5 V \pm 5%). The part contains multiple power supply pins, all should be connected together to one common +5 V filtered analog power supply.
GND	Analog Ground. The part contains multiple ground pins, all should be connected together to the system's ground plane.

REV. A -11-

(Continued from page 1)

The device consists of three, high speed, 10-bit, video D/A converters (RGB), three 256×10 (one 256×30) color look-up tables, palette priority selects, a pixel input data multiplexer/ serializer and a clock generator/divider circuit. The ADV7150 is capable of 1:1, 2:1 and 4:1 multiplexing. The onboard palette priority select inputs enable multiple palette devices to be connected together for use in multipalette and window applications. The part is controlled and programmed through the microprocessor (MPU) port. The part also contains a number of onboard test registers, associated with self diagnostic testing of the device. The individual Red, Green and Blue pixel input ports allow True-Color, image rendition. True-Color image rendition, at speeds of up to 220 M Hz, is achieved through the use of the onboard data multiplexer/serializer. The pixel input port's flexibility allows for direct interface to most standard frame buffer memory configurations.

The 30 bits of resolution, associated with the color look-up table and triple 10-bit DAC, realizes 24-bit True-Color resolution, while also allowing for the onboard implementation of linearization algorithms, such as Gamma-Correction. This allows effective 30-Bit True-Color operation.

The on-chip video clock controller circuit generates all the internal clocking and some additional external clocking signals. An external ECL oscillator source with differential outputs is all that is required to drive the CLOCK and CLOCK inputs of the ADV7150. The part can also be driven by an external clock generator chip circuit, such as the AD730.

The ADV7150 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

T est diagnostic circuitry has been included to complement the users system level debugging.

The ADV7150 is fabricated in a +5 V CM OS process. Its monolithic CM OS construction ensures greater functionality with low power dissipation.

The ADV7150 is packaged in a plastic 160-pin power quad flatpack (QFP). Superior thermal dissipation is achieved by inclusion of a copper heatslug, within the standard package outline to which the die is attached.

CIRCUIT DETAILS AND OPERATION OVERVIEW

Digital video or pixel data is latched into the ADV7150 over the devices Pixel Port. This data acts as a pointer to the onboard Color Palette RAM. The data at the RAM address pointed to is latched into the digital-to-analog converters (DACs) and output as an RGB analog video signal.

For the purposes of clarity of description, the ADV7150 is broken down into three separate functional blocks. These are:

- 1. Pixel port and clock control circuit
- 2. M PU port, registers and color palette
- 3. Digital-to-analog converters and video outputs

T able I shows the architectural and packaging differences between other devices in the ADV715x series of workstation parts. (For more details consult the relevant data sheets.)

Table I. Architectural and Packaging Differences of the ADV715x Series

Description	ADV7150	ADV7152*	ADV7151*
24-Bit "Gamma" True Color		•	
24-Bit "Standard" True Color	•		
8-Bit "Gamma" Pseudo Color			
8-Bit "Standard" Pseudo Color			
15-Bit True Color	•	•	
220 M H z - T rue Color	•	•	
220 M H z - Pseudo Color	•	•	
Triple 10-Bit DACs	•	•	•
4:1 M ultiplexing	•		•
2:1 M ultiplexing	•	•	•
1:1 M ultiplexing	•	•	
160-L ead QFP	•		
100-L ead QFP		•	•

^{*}See ADV7151 and ADV7150 data sheets for more information on these parts.

Pixel Port and Clock Control Circuit

The Pixel Port of the ADV7150 is directly interfaced to the video/graphics pipeline of a computer graphics subsystem. It is connected directly or through a gate array to the video RAM of the systems Frame-Buffer (video memory). The pixel port on the device consists of:

Color Data
Pixel Controls
Palette Selects

RED, GREEN, BLUE
SYNC, BLANK
PS0-PS1

The associated clocking signals for the pixel port include:

Clock Inputs CLOCK, CLOCK, LOADIN, SCKIN

Clock Outputs LOADOUT, PRGCKOUT,

SCKOUT

T hese onboard clock control signals are included to simplify interfacing between the part and the frame buffer. Only two control input signals are necessary to get the part operational, CLOCK and $\overline{\text{CLOCK}}$ (ECL Levels). No additional signals or external glue logic are required to get the Pixel Port & Clock Control Circuit of the part operational.

Pixel Port (Color Data)

The ADV7150 has 96 color data inputs. The part has four (for 4:1 multiplexing) 24-bit wide direct color data inputs. These are user programmed to support a number of color data formats including 24-Bit True Color, 15-Bit True Color and 8-Bit Pseudo Color (see Color D ata Formats section) in 4:1, 2:1 and 1:1 multiplex modes.




Figure 12. Multiplexed Color Inputs for the ADV7150

Color data is latched into the parts pixel port on every rising edge of LOADIN (see Timing Waveform, Figure 3). The required frequency of LOADIN is determined by the multiplex rate, where:

 $\begin{array}{ll} f_{\text{LOADIN}} = f_{\text{CLOCK}}/4 & \text{4:1 M ultiplex M ode} \\ f_{\text{LOADIN}} = f_{\text{CLOCK}}/2 & \text{2:1 M ultiplex M ode} \\ f_{\text{LOADIN}} = f_{\text{CLOCK}} & \text{1:1 M ultiplex M ode} \\ \end{array}$

Other pixel data signals latched into the device by LOADIN include \overline{SYNC} , \overline{BLANK} and PS0-PS1.

Internally, data is pipelined through the part by the differential pixel clock inputs, CLOCK and CLOCK. The LOADIN control signal needs only have a frequency synchronous relationship to the pixel CLOCK (see "Pipeline D elay & Onboard Calibration" section). A completely phase independent LOADIN signal can be used with the ADV7150, allowing the CLOCK to occur anywhere during the LOADIN cycle.

Alternatively, the LOADOUT signal of the ADV7150 can be used. LOADOUT can be connected either directly or indirectly to LOADIN. Its frequency is automatically set to the correct LOADIN requirement.

SYNC, BLANK

The \overline{BLANK} and \overline{SYNC} video control signals drive the analog outputs to the blanking and \overline{SYNC} levels respectively. These signals are latched into the part on the rising edge of LOADIN. The \overline{SYNC} information is encoded onto the IOG analog signal when Bit CR22 of Command Register 2 is set to a Logic "1." The \overline{SYNC} input is ignored if CR22 is set to "0."

SYNCOUT

In some applications where it is not permissible to encode \overline{SYNC} on green (IOG), $\overline{SYNCOUT}$ can be used as a separate TTL digital \overline{SYNC} output. This has the advantage over an independent (of the ADV7150) \overline{SYNC} in that it does not necessitate knowing the absolute pipeline delay of the part. This allows complete independence between LOADIN/Pixel Data and CLOCK. The \overline{SYNC} input is connected to the device as normal with Bit CR22 of Command Register 2 set to "0" thereby preventing \overline{SYNC} from being encoded onto IOG. Bit CR12 of Command Register 1 is set to "1," enabling $\overline{SYNCOUT}$. The output signal generates a TTL $\overline{SYNCOUT}$ with correct pipeline delay that is capable of directly driving the composite \overline{SYNC} signal of a computer monitor.

PS0-PS1 (Palette Priority Select Inputs)

These pixel port select inputs determine whether or not the device is selected. These controls effectively determine whether the devices RGB analog outputs are turned-on or shut down. When the analog outputs are shut down, IOR, IOG and IOB are forced to 0 mA regardless of the state of the pixel and control data inputs. This state is determined on a pixel by pixel basis as the PSO-PS1 inputs are multiplexed in exactly the same format as the pixel port color data. These controls allow for switching between multiple palette devices (see Appendix 4). If the values of PSO and PS1 match the values programmed into bits M R16 and M R17 of the M ode Register, the device is selected; if there is no match the device is effectively shut down.

Multiplexing

The onboard multiplexers of the ADV7150 eliminate the need for external data serializer circuits. Multiple video memory devices can be connected, in parallel, directly to the device.




Figure 13. Direct Interfacing of Video Memory to ADV7150

Figure 13 shows four memory banks of 33 M H z memory connected to the AD V7150, running in 4:1 multiplex mode, giving a resultant pixel or dot clock rate of 132 M H z. As mentioned in the previous section, the AD V7150 supports a number of color data formats in 4:1, 2:1 and 1:1 multiplex modes.

In 1:1 multiplex mode, the ADV7150 is clocked using the LOADIN signal. This means that there is no requirement for differential ECL inputs on CLOCK and $\overline{\text{CLOCK}}$. The pixel clock is connected directly to LOADIN. (Note: The ECL CLOCK can still be used to generate LOADOUT PRGCKOUT, etc.)

CLOCK CONTROL CIRCUIT

The ADV7150 has an integrated Clock Control Circuit (Figure 14). This circuit is capable of generating both the ADV7150's internal clocking signals and external graphics subsystem clocking signals. Total system synchronization can be attained by using the parts output clocking signals to drive the controlling graphics processor's master clock as well as the video frame buffers shift clock signals.




Figure 14. Clock Control Circuit of the ADV7150

CLOCK, CLOCK Inputs

The Clock Control Circuit is driven by the pixel clock inputs, CLOCK and $\overline{\text{CLOCK}}$. These inputs can be driven by a differential ECL oscillator running from a +5 V supply.

Alternatively, the ADV7150 CLOCK inputs can be driven by a Programmable Clock Generator (Figure 15), such as the ICS1562. The ICS1562 is a monolithic, phase-locked-loop, clock generator chip. It is capable of synthesizing differential ECL output frequencies in a range up to 220 MHz from a single low frequency reference crystal.




Figure 15. PLL Clock Generator Driving CLOCK, CLOCK of the ADV7150

CLOCK CONTROL SIGNALS LOADOUT

The ADV7150 generates a LOADOUT control signal that runs at a divided down frequency of the pixel CLOCK. The frequency is automatically set to the programmed multiplex rate, controlled by CR37 and CR36 of Command Register 3.

$$\begin{split} f_{\text{LOADOUT}} &= f_{\text{CLOCK}}/4 & 4:1 \text{ M ultiplex M ode} \\ f_{\text{LOADOUT}} &= f_{\text{CLOCK}}/2 & 2:1 \text{ M ultiplex M ode} \\ f_{\text{LOADOUT}} &= f_{\text{CLOCK}} & 1:1 \text{ M ultiplex M ode} \\ \end{split}$$

The LOADOUT signal is used to directly drive the LOADIN pixel latch signal of the ADV7150. This is most simply achieved by tying the LOADOUT and LOADIN pins together. Alternatively, the LOADOUT signal can be used to drive the frame buffer's shift clock signals, returning to the LOADIN input delayed with respect to LOADOUT.

If it is not necessary to have a known fixed number of pipeline delays, there is no limitation on the delay between LOAD-OUT and LOADIN (LOADOUT[1] and LOADOUT[2]).

LOADIN and Pixel D at must conform to the setup and hold times (t_8 and t_9).

If, however, it is required that the ADV7150 has a fixed number of pipeline delays (t_{PD}), LOADOUT and LOADIN must conform to timing specifications t_{10} and τ - t_{11} as illustrated in Figures 4 to 7.




Figure 16. LOADOUT vs. Pixel Clock Input (CLOCK, CLOCK)

PRGCKOUT

The PRGCKOUT control signal outputs a user programmable clock frequency. It is a divided down frequency of the pixel CLOCK (see Figure 8). The rising edge of PRGCKOUT is synchronous to the rising edge of LOADOUT

$$f_{PRGCKOUT} = f_{CLOCK}/N$$

where N = 4, 8, 16 or 32.

One application of the PRGCKOUT is to use it as the master clock frequency of the graphics subsystems processor or controller.

SCKIN, SCKOUT

These video memory signals are used to minimize external support chips. Figure 17 illustrates the function that is provided. An input signal applied to SCKIN is synchronously AND-ed with the video blanking signal (\overline{BLANK}). The resulting signal is output on SCKOUT. Figure 9 of the Timing Waveform section shows the relationship between SCKOUT, SCKIN and \overline{BLANK} .




Figure 17. SCKOUT Generation Circuit

The SCKOUT signal is essentially the video memory shift control signal. It is stopped during the screen retrace. Figure 18 shows a suggested frame buffer to ADV7150 interface. This is a minimum chip solution and allows the ADV7150 control the overall graphics system clocking and synchronization.




Figure 18. ADV7150 Interface Using SCKIN and SCKOUT

Pipeline Delay and Onboard Calibration

The ADV7150 has a fixed number of pipeline delays (t_{PD}), so long as timings t_{10} and τ - t_{11} are met. However, if a fixed pipeline delay is not a requirement, timings t_{10} and τ - t_{11} can be ignored, a calibration cycle must be run, and there is no restriction on LOADIN to LOADOUT timing. If timings t_{10} and τ - t_{11} are not met, the part will function correctly, although with an increased number of pipeline delays, t_{PD} + N CLOCKS (for 4:1 mode N = 4, for 2:1 mode N = 2, for 1:1 mode N = 0). The ADV7150 has onboard calibration circuitry which synchronizes pixel data and LOADIN with the internal ADV7150 clocking signals. Calibration can be performed in two ways: during the device's initialization sequence by toggling two bits of the Mode Register, MR10 followed by MR15, or by writing a "1" to Bit CR10 of Command Register 1 which executes a calibration on every Vertical Sync.

COLOR VIDEO MODES

The ADV7150 supports a number of color video modes all at the maximum video rate.

Command bits CR24-CR27 of Command Register 2 along with Bit MR11 of Mode Register 1 determine the color mode.

24-Bit "Gamma" True Color (CR25, CR26, CR27 = 1, 1, 1 and MR11 = 1)

The part is set to 24-bit/30-bit T rue-C olor operation. The pixel port accepts 24 bits of color data directly mapped to the L ook-U p T able RAM . The L ook-U p T able is configured as a 256 location by 30 bits deep RAM (10 bits each for Red, Green and Blue). The output of the RAM drives the DACs with 30-bit data (10 bits each for Red, Green and Blue). The RAM is preloaded with a user-determined, nonlinear function, such as a gamma correction curve.




Figure 19. 24-Bit to 30-Bit True-Color Configuration

T his mode allows for the display of full 24-bit, Gamma-Corrected True-Color Images.

24-Bit "Standard" True Color (CR25, CR26, CR27 = 1, 1, 1 and MR11 = 0)

This mode sets the part into direct 24-bit True-Color operation. The pixel port accepts 24 bits of color data is directly mapped to Look-Up Table RAM. The Look-Up Table is configured as a 256 location by 24 bits deep RAM (8 bits each for Red, Green and Blue) and essentially acts as a bypass RAM. The output of the RAM drives the DACs with 24-bit data (8 bits each for Red, Green and Blue). The RAM is preloaded with a linear function.

This mode allows for the display of full 24-bit True-Color Images.




Figure 20. 24-Bit to 24-Bit Direct True-Color Configuration

8-Bit "Gamma" Pseudo Color (CR25, CR26, CR27 = X, 0, 0 or X, 1, 0 or X, 0, 1 and MR11 = 1)

This mode sets the part into 8-bit Pseudo-Color operation. The pixel port accepts 8 bits of pixel data which indexes a 30-bit word in the Look-Up Table RAM. The Look-Up Table is configured as a 256 location by 30 bits deep RAM (10 bits each for Red, Green and Blue). The output of the RAM drives the DACs with 30-bit data (10 bits each for Red, Green and Blue).




Figure 21. 8-Bit to 30-Bit Pseudo-Color Configuration

T his mode allows for the display of 256 simultaneous colors out of a total palette of millions of addressable colors.

8-Bit "Standard" Pseudo Color (CR25, CR26, CR27 = X, 0, 0 or X, 1, 0 or X, 0, 1 and MR11 = 0)

This mode sets the part into 8-bit Pseudo-Color operation. The pixel port accepts 8 bits of pixel data which indexes a 24-bit word in the Look-Up Table RAM. The Look-Up Table is configured as a 256 location by 24 bits deep RAM (10 bits each for Red, Green and Blue). The output of the RAM drives the DACs with 24-bit data (8 bits each for Red, Green and Blue).




Figure 22. 8-Bit to 24-Bit Pseudo-Color Configuration

T his mode allows for the display of 256 simultaneous colors out of a total palette of millions of addressable colors.

15-Bit "Gamma" True Color (CR24, CR25, CR26, CR27 = 0, 0, 1, 1 or 1, 0, 1, 1 and MR11 = 1)

The part is set to 15-bit True-Color operation. The pixel port accepts 15-bits of color data which is mapped to the 5 LSBs of each of the red, green and blue palettes of the Look-Up Table RAM. The Look-Up Table is configured as a 32 location by 30 bits deep RAM (10 bits each for Red, Green and Blue). The output of the RAM drives the DACs with 30-bit data (10 bits each for Red, Green and Blue).




Figure 23. 15-Bit to 30-Bit True-Color Configuration
T his mode allows for the display of 15-bit, G amma-C orrected
T rue-C olor I mages.

15-Bit "Standard" True Color (CR24, CR25, CR26, CR27 = 0, 0, 1, 1 or 1, 0, 1, 1 and MR11 = 0)

The part is set to 15-bit True-Color operation. The pixel port accepts 15 bits of color data which is mapped to the 5 LSBs of each of the red, green and blue palettes of the Look-Up Table RAM. The Look-Up Table is configured as a 32 location by 24 bits deep RAM (8 bits each for Red, Green and Blue). The output of the RAM drives the DACs with 24-bit data (8 bits each for Red, Green and Blue).




Figure 24. 15-Bit to 24-Bit True-Color Configuration




Figure 25. 15-Bit True-Color Mapping Using R3-R7, G3-G7 and B3-B7

This mode allows for the display of 15-bit True-Color Images.

PIXEL PORT MAPPING

The pixel data to the AD V7150 is automatically mapped in the parts pixel port as determined by the pixel data mode programmed (Bits C R24–C R27 of C ommand Register 2).

Pixel data in the 24-bit True-Color modes is directly mapped to the 24 color inputs R0-R7, G0-G7 and B0-B7.

There are three modes of operation for 8-bit Pseudo Color. Each mode maps the input pixel data differently. Data can be input one of the three color channels, R0-R7 or G0-G7 or B0-B7.

-16- REV. A




Figure 26. 15-Bit True-Color Mapping Using R0-R7 and

The part has two modes of operation for 15-bit True Color. In the first mode, data is input to the device over the red, green and blue channel (R3–R7, G3–G7 and B3–B7) and is internally mapped to locations 0 to 31 of the Look-Up Table (LUT) according to Figure 25. In the second mode, data is input to the device over just two of the color ports, red and green (R0–R7 and G0–G6) and is internally mapped to LUT locations 0 to 31 according to Figure 26. (Note: Data on unused pixel inputs is ignored.)

MICROPROCESSOR (MPU) PORT

The ADV7150 supports a standard M PU Interface. All the functions of the part are controlled via this M PU port. Direct access is gained to the Address Register, M ode Register and all the C ontrol Registers as well as the C olor Palette. The following sections describe the setup for reading and writing to all of the devices registers.

MPU Interface

The M PU interface (Figure 27) consists of a bidirectional, 10-bit wide databus and interface control signals \overline{CE} , C 0, C 1 and R/ \overline{W} . The 10-bit wide databus is user configurable as illustrated.

Table II. Databus Width Table

Databus RAM/DAC		Read/Write
Width Resolution		Mode
10-Bit	10-Bit	10-Bit Parallel
10-Bit	8-Bit	8-Bit Parallel
8-Bit	10-Bit	8+2 Byte
8-Bit	8-Bit	8-Bit Parallel

Register Mapping

The ADV7150 contains a number of onboard registers including the M ode Register (M R17-M R10), Address Register (A7-A0) and nine Control Registers as well as Red (R9-R0), Green (G9-G0) and Blue (B9-B0) Color Registers. These registers control the entire operation of the part. Figure 28 shows the internal register configuration.

Control lines C1 and C0 determine which register the M PU is accessing. C1 and C0 also determine whether the Address Register is pointing to the color registers and look-up table RAM or the control registers. If C1, C0 = 1, 0 the M PU has access to whatever control register is pointed to by the Address Register (A7–A0). If C1, C0 = 0, 1 the M PU has access to the Look-Up T able RAM (Color Palette) through the associated color registers. The $\overline{\rm CE}$ input latches data to or from the part.

The R/\overline{W} control input determines between read or write accesses. The Truth Tables III and IV show all modes of access to the various registers and color palette for both the 8-bit wide databus configuration and 10-bit wide databus configuration. It should be noted that after power-up, the device's MPU port is automatically set to 10-bit wide operation (see Power-On Reset section).

Color Palette Accesses

D ata is written to the color palette by first writing to the address register of the color palette location to be modified. The MPU performs three successive write cycles for each of the red, green and blue registers (10-bit or 8-bit). An internal pointer moves from red to green to blue after each write is completed. This pointer is reset to red after a blue write or whenever the address register is written. During the blue write cycle, the three bytes of red, green and blue are concatenated into a single 30-bit/24-bit word and written to the RAM location as specified in the address register (A7-A0). The address register then automatically increments to point to the next RAM location and a similar red, green and blue palette write sequence is performed. The address register resets to 00H following a blue write cycle to color palette RAM location FFH.





Figure 27. MPU Port and Register Configuration

D ata is read from the color palette by first writing to the address register of the color palette location to be read. The MPU performs three successive read cycles from each of the red, green and blue locations (10-bit or 8-bit) of the RAM. An internal pointer moves from red to green to blue after each read is completed. This pointer is reset to red after a blue read or whenever the address register is written. The address register then automatically increments to point to the next RAM location, and a similar red, green and blue palette read sequence is performed. The address register resets to 00H following a blue read cycle of color palette RAM location FFH.

Register Accesses

The MPU can write to or read from all of the ADV7150s registers. C 0 and C 1 determine whether the M ode Register or Address Register is being accessed. Access to these registers is direct. The Control Registers are accessed indirectly. The Address Register must point to the desired Control Register. Figure 28 along with the 8-bit and 10-bit Interface T ruth T ables illustrate the structure and protocol for device communication over the MPU port.



- VIV-- III-- III-- III-- III-- VVI

Figure 28. Internal Register Configuration and Address Decoding

-18-

REV. A

Table III. Interface Truth Table (10-Bit Databus Mode)

R/W	C1	CO	Databus (D9-D0)	Operation	Result
0 0 0	1 0 1	1 0 0	DB7-DB0 DB7-DB0 DB7-DB0	Write to Mode Register Write to Address Register Write to Control Registers (Particular Control Register Determined by Addres	DB7-DB0 → MR17-MR10 DB7-DB0 → A7-A0 DB7-DB0 → Control Register s Register)
0 0 0	0 0 0	1 1 1	DB9-DB0 DB9-DB0 DB9-DB0	Write to RED Register Write to GREEN Register Write to BLUE Register Write RGB Data to RAM Location Pointed to Address Register = Address Register + 1	DB9-DB0 → R9-R0 DB9-DB0 → G9-G0 DB9-DB0 → B9-B0 by Address Register (A7-A0)
1 1 1	1 0 1	1 0 0	DB7-DB0 DB7-DB0 DB7-DB0	Read M ode Register Read Address Register Read Control Registers (Particular Control Register Determined by Addres	M R 17-M R 10 → D B 7-D B 0 A 7-A 0 → D B 7-D B 0 R egister D ata → D B 7-D B 0 s R egister)
1 1 1	0 0 0	1 1 1	DB9-DB0 DB9-DB0 DB9-DB0	Read RED RAM Location Read GREEN RAM Location Read BLUE RAM Location (RAM Location Pointed to by Address Register(ATA) Address Register = Address Register + 1	$R9-R0 \rightarrow DB9-DB0$ $G9-G0 \rightarrow DB9-DB0$ $B9-B0 \rightarrow DB9-DB0$ 7-A0))

DB = D ata Bit.

Table IV. Interface Truth Table (8-Bit Databus Mode)*

R/W	C1	CO	Databus (D7-D0)	Operation	Result
0 0 0	1 0 1	1 0 0	DB7-DB0 DB7-DB0 DB7-DB0	Write to Mode Register Write to Address Register Write to Control Registers (Particular Control Register Determined by Addre	DB7-DB0 → MR17-MR10 DB7-DB0 → A7-A0 DB7-DB0 → Control Registers ss Register (A7-A0))
0 0 0 0 0	0 0 0 0 0	1 1 1 1 1 1	DB9-DB2 DB1-DB0 DB9-DB2 DB1-DB0 DB9-DB2 DB1-DB0	Write to RED Register Write to RED Register Write to GREEN Register Write to GREEN Register Write to BLUE Register Write to BLUE Register Write to BLUE Register Write RGB Data to RAM Location Pointed to Address Register = Address Register + 1	DB9-DB2 → R9-R2 DB1-DB0 → R1-R0 DB9-DB2 → G9-G2 DB1-DB0 → G1-G0 DB9-DB2 → B9-B2 DB1-DB0 → B1-B0 by Address Register (A7-A0)
1 1 1	1 0 1	1 0 0	DB7-DB0 DB7-DB0 DB7-DB0	Read M ode Register Read Address Register Read Control Registers (Particular Control Register Determined by Addre	M R 17-M R 10 → D B 7-D B 0 A 7-A 0 → D B 7-D B 0 R egister D ata → D B 7-D B 0 ss R egister)
1 1 1 1 1 1	0 0 0 0 0	1 1 1 1 1	DB9-DB2 DB1-DB0 DB9-DB2 DB1-DB0 DB9-DB2 DB1-DB0	Read RED RAM Location Read RED RAM Location Read GREEN RAM Location Read GREEN RAM Location Read BLUE RAM Location Read BLUE RAM Location (RAM Location Pointed to by Address Register (Address Register + 1)	$\begin{array}{c} \text{R9-R2} \rightarrow \text{DB9-DB2} \\ \text{R1-R0} \rightarrow \text{DB1-DB0} \\ \text{G9-G2} \rightarrow \text{DB9-DB2} \\ \text{G1-G0} \rightarrow \text{DB1-DB0} \\ \text{B9-B2} \rightarrow \text{DB9-DB2} \\ \text{B1-B0} \rightarrow \text{DB1-DB0} \\ \text{(7-A0))} \\ \end{array}$

^{*}Writing or reading 10-bit data (DB9–DB0) over an 8-bit databus (D7–D0) requires two write or two read cycles. :DB9–DB2 is mapped to D7–D0 on the first cycle. :DB1–DB0 is mapped to D1–D0 on the second cycle.

REV. A -19-

DB = D ata Bit.

Power-On Reset

On power-up of the ADV7150 executes a power-on reset operation. This initializes the pixel port such that the pixel sequence ABCD starts at A. The M ode Register (MR17-MR10), Command Register 2 (CR27-CR20) and Command Register 3 (CR37-CR30) have all bits set to a Logic "1." Command Register 1 (CR17-CR10) has all bits set to a Logic "0."

The output clocking signals are also set during this reset period.

PRGCKOUT = CLOCK/32 LOADOUT = CLOCK/4


The power-on reset is activated when V_{AA} goes from 0 V to 5 V. This reset is active for 1 μ s. The ADV7150 should not be accessed during this reset period. The pixel clock should be applied at power-up.

REGISTER PROGRAMMING

The following section describes each register, including Address Register, Mode Register and each of the nine Control Registers in terms of its configuration.

Address Register (A7-A0)

As illustrated in the previous tables, the C 0 and C 1 control inputs, in conjunction with this address register specify which control register, or color palette location is accessed by the M PU port. The address register is 8-bits wide and can be read from as well as written to. When writing to or reading from the color palette on a sequential basis, only the start address needs to be written. After a red, green and blue write sequence, the address register is automatically incremented.



Mode Register 1 (MR1) (MR19-MR10)

MODE REGISTER MR1 (MR19-MR10)

The mode register is a 10-bit-wide register. For programming purposes, however, it may be considered as an 8-bit-wide register (M R 18 and M R 19 are both reserved). It is denoted as M R 17-M R 10 for simplification purposes.

The diagram shows the various operations under the control of the mode register. This register can be read from, as well as written to. In read mode, if M R18 and M R19 are read back, they are both returned as zeros.

Mode Register (MR17-MR10) Bit Description Reset Control (MR10)

This bit is used to reset the pixel port sampling sequence. This ensures that the pixel sequence ABCD starts at A. It is reset by writing a "1" followed by a "0" followed by a "1." This bit must be run through this cycle during the initialization sequence.

RAM-DAC Resolution Control (MR11)

When this is programmed with a "1," the RAM is 30 bits deep (10 bits each for red, green and blue) and each of the three DACs is configured for 10-bit resolution. When MR11 is

programmed with a "0," the RAM is 24-bits deep (8 bits each for red, green and blue) and the DACs are configured for 8-bit resolution. The two LSBs of the 10-bit DACs are pulled down to zero in 8-bit RAM-DAC mode.

MPU Databus Width (MR12)

This bit determines the width of the M PU port. It is configured as either a 10-bit wide (D 9–D 0) or 8-bit wide (D 7–D 0) bus. 10-bit data can be written to the device when configured in 8-bit wide mode. The 8 M SBs are first written on D 7–D 0, then the two L SBs are written over D 1–D 0. Bits D 9–D 8 are zeros in 8-bit mode.

Operational Mode Control (MR14-MR13)

When M R14 is "0" and M R13 is "1," the part operates in normal mode.

Calibrate LOADIN (MR15)

This bit automatically calibrates the onboard LOADIN/LOADOUT synchronization circuit. A "0" to "1" transition initiates calibration. This bit is set to "0" in normal operation. See "Pipeline D elay and Calibration" section. This bit must be run through this cycle during the initialization sequence.

-20- REV. A

Palette Select Match Bits Control (MR17-MR16)

These bits allow multiple palette devices to work together. When bits PS1 and PS0 match MR17 and MR16 respectively, the device is selected. If these bits do not match, the device is not selected and the analog video outputs drive 0 mA (see Palette Priority Select Inputs section).

CONTROL REGISTERS

The ADV7150 has nine control registers. To access each register, two write operations must be performed. The first write to the address register specifies which of the 9 registers is to be accessed. The second access determines the value written to that particular control register.

Pixel Test Register (Address Reg (A7-A0) = 00H)

This register is used when the device is in test/diagnostic mode. It is a 24-bit (8 bits each for RED, GREEN and BLUE) wide read-only register which allows the MPU to read data on the pixel port (see Test Diagnostic section).

DAC Test Register

(Address Reg (A7-A0) = 01H)

This register is used when the device is in test/diagnostic mode. It is a 30-bit (10 bits each for RED, GREEN and BLUE) wide read-only register which allows MPU access to the DAC port (see Test Diagnostic section).

\overline{SYNC} , \overline{BLANK} and I_{PLL} Test Register (Address Reg (A7-A0) = 02H)

T his register is used when the device is in test/diagnostic mode. It is a 3-bit wide (3 LSBs) read/write register that allows M PU access to these particular pixel control bits (see T est D iagnostic section).

ID Register

(Address Reg (A7-A0) = 03H)

This is an 8-bit-wide "Identification" read-only register. For the ADV7150 it will always return the hexadecimal value 8EH.

Pixel Mask Register

(Address Reg (A7-A0) = 04H)

The contents of the pixel mask register are individually bit-wise logically AND-ed with the Red, Green and Blue pixel input stream of data. It is an 8-bit read/write register with D0 corresponding to R0, G0 and B0. For normal operation, this register is set with FFH.

COMMAND REGISTER 1 (CR1) (Address Reg (A7-A0) = 05H)

This register contains a number of control bits as shown in the diagram. CR1 is a 10-bit wide register. However for programming purposes, it may be considered as an 8-bit-wide register (CR18 to CR19 are reserved).


The diagram below shows the various operations under the control of CR1. This register can be read from as well as written to. In write mode, "0" should be written to CR11 and CR13 to CR17. In read mode, CR11 and CR13 to CR19 are returned as zeros.

COMMAND REGISTER 1-BIT DESCRIPTION Calibration Control (CR10)

This bit automatically calibrates the onboard LOADIN/LOADOUT synchronization circuit. MR15 of Mode Register MR1 must be set to "0."

SYNCOUT Control (CR12)

T his bit specified whether the video SYNCOUT signal is to be enabled. On power up a "0" is written to the bit and "SYNCOUT" is set three-state.



Command Register 1 (CR1) (CR19-CR10)

REV. A -21-

COMMAND REGISTER 2 (CR2) (Address Reg (A7-A0) = 06H)

T his register contains a number of control bits as shown in the diagram. CR2 is a 10-bit wide register. However, for programming purposes, it may be considered as an 8-bit-wide register (CR28 and CR29 are both reserved).

The diagram shows the various operations under the control of CR2. This register can be read from as well written to. In read mode, CR28 and CR29 are both returned as zeros.

COMMAND REGISTER 2-BIT DESCRIPTION R7 Trigger Polarity Control (CR20)

This bit is used when the device is in test/diagnostic mode. It determines whether the pixel data is latched into the test registers in the rising or falling edge of R7. (See T est D iagnostics section.)

I_{PLL} Trigger Control (CR21)

T his bit specifies whether the I_{PLL} output is triggered from \overline{BLANK} or \overline{SYNC} .

SYNC Recognition Control (CR22)


This bit specifies whether the video \overline{SYNC} input is to be encoded onto the IOG analog output or ignored.

Pedestal Enable Control (CR23)

This bit specifies whether a 0 IRE or a 7.5 IRE blanking pedestal is to be generated on the video outputs.

True-Color/Pseudo-Color Mode Control (CR27-CR24)

These 4 bits specify the various color modes. These include a 24-bit true-color mode, two 15-bit true-color modes and three 8-bit pseudo color modes.



Command Register 2 (CR2) (CR29-CR20)

COMMAND REGISTER 3 (CR3) (Address Reg (A7-A0) = 07H)

T his register contains a number of control bits as shown in the diagram. CR3 is a 10-bit-wide register. However for programming purposes, it may be considered as an 8-bit-wide register (CR38 and CR39 are both reserved).

The diagram shows the various operations under the control of CR3. This register can be read from as well written to. In read mode, CR38 and CR39 are both returned as zeros.

COMMAND REGISTER 3-BIT DESCRIPTION PRGCKOUT Frequency Control (CR31-CR30)

These bits specify the output frequency of the PRGCKOUT output. PRGCKOUT is a divided down version of the pixel CLOCK.

BLANK Pipeline Delay Control (CR35-CR32)

These bits specify the additional pipeline delay that can be added to the \overline{BLANK} function, relative to the overall device pipeline delay (t_{PD}). As the \overline{BLANK} control normally enters the video DAC from a shorter pipeline than the video pixel data, this control is useful in deskewing the pipeline differential.


Pixel Multiplex Control (CR37-CR36)

These bits specify the device's multiplex mode. It, therefore, also determines the frequency of the LOADOUT signal. LOADOUT is a divided down version of the pixel CLOCK.

Revision Register

(Address Reg (A7-A0) = 0BH)

This register is a read only register containing the revision of silicon.



Command Register 3 (CR3) (CR39-CR30)

REV. A -23-

DIGITAL-TO-ANALOG CONVERTERS (DACS) AND VIDEO OUTPUTS

The ADV7150 contains three high speed video DACs. The DAC outputs are represented as the three primary analog color signals IOR (red video), IOG (green video) and IOB (blue video). Other analog signals on the part include I_{PLL} and V_{REF} as well as complementary video outputs $\overline{IOR}, \overline{IOG}, \overline{IOB}$. These complementary outputs can be used to drive differentially terminated video loads, they will have equal but opposite output levels to IOR, IOG and IOB when loaded with a resistive load similar to IOR, IOG and IOB.

DACs and Analog Outputs

The part contains three matched 10-bit digital-to-analog converters. The DACs are designed using an advanced, high speed, segmented architecture. The bit currents corresponding to each digital input are routed to either IOR, IOG, IOB (bit = "I") or \overline{IOR} , \overline{IOG} , \overline{IOB} (bit = "0"). (Normally \overline{IOR} , \overline{IOG} , \overline{IOB} = GND.)

The analog video outputs are high impedance current sources. Each of the these three RGB current outputs are specified to directly drive a 37.5 Ω load (doubly terminated 75 Ω).




Figure 29. DAC Output Termination (Doubly Terminated 75 Ω Load)

Reference Input and R_{SET}

An external 1.23 V voltage reference is required to drive the analog outputs of the ADV7150. The reference voltage is connected to the V_{REF} input.

A resistor R_{SET} is connected between the R_{SET} input of the part and ground. For specified performance, R_{SET} has a value of 280 Ω . T his corresponds to the generation of RS-343A video levels (with $\overline{\rm SYNC}$ on IOG and Pedestal = 7.5 IRE) into a doubly terminated 75 Ω load. Figure 30 illustrates the resulting video waveform, and the Video Output T ruth T able shows the corresponding control input stimuli.




Figure 30. Composite Video Waveform (SYNC Decoded on IOG; Pedestal = 7.5 IRE; R_{SFT} = 280 Ω)

Variations on RS-343A

Various other video output configurations can be implemented by the ADV7150, including RS-170. Values of R_{SET} for particular output video formats/levels are calculated by using the equations for R_{SET} given in the Pin C onfiguration section. The table shows calculated values of R_{SET} for some of the most common variants on the RS-343A standard. The associated waveforms are shown in the diagrams.

Table V. Video Output Truth Table

Description	IOG (mA)	IOR, IOB (mA)	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	19.05	1	1	3F F H
VIDEO	Video + 9.05	Video + 1.44	1	1	D ata
VIDEO to BLANK	Video + 1.44	Video + 1.44	0	1	D ata
BLACK LEVEL	9.05	1.44	1	1	000H
BLACK to BLANK	1.44	1.44	0	1	000H
BLANK LEVEL	7.62	0	1	0	xxxH
SYNC LEVEL	0	0	0	0	xxxH

Decoded on IOG; Pedestal = 0 IRE; R_{SET} = 265 Ω .

-24- REV. A




Figure 31. Composite Video Waveform SYNC




Figure 32. Composite Video Waveform (Pedestal = 7.5 IRE; R_{SET} = 280 Ω)




Figure 33. Composite Video Waveform (Pedestal = 0 IRE; R_{SET} = 259 Ω)

R _{SET} (Ω)	Video Signal
265 280	SYNC decoded on IOG; Pedestal = 0 IRE No SYNC decoded; Pedestal = 7.5 IRE
259	No $\overline{\text{SYNC}}$ decoded; Pedestal = 0 IRE


IPLL Synchronization Output Control

This output synchronization signal is used in applications where it is necessary to synchronize multiple palette devices (AD V7150 + AD V7151) to subpixel resolution. Each devices I_{PLL} output signal is in phase with its analog RGB output signal. If multiple devices have differing output delays, the time difference can be derived from the I_{PLL} signals. This time difference is then used to phase shift the \overline{CLOCK} inputs on one or other of the devices inputs.

The I_{PLL} signal is internally triggered by either the falling edge of \overline{SYNC} or \overline{BLANK} as determined by CR21 of Command Register 2.

REV. A -25-

BOARD DESIGN AND LAYOUT CONSIDERATIONS



Recommended Analog Circuit Layout

-26-

The ADV7150 is a highly integrated circuit containing both precision analog and high speed digital circuitry. It has been designed to minimize interference effects on the integrity of the analog circuitry by the high speed digital circuitry. It is imperative that these same design and layout techniques be applied to the system level design such that high speed, accurate performance is achieved. The "Recommended Analog Circuit L ayout" shows the analog interface between the device and monitor.

The layout should be optimized for lowest noise on the ADV7150 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of V_{AA} and GND pins should by minimized so as to minimize inductive ringing.

Ground Planes

The ground plane should encompass all ADV7150 ground pins, voltage reference circuitry, power supply bypass circuitry for the ADV7150, the analog output traces, and all the digital signal traces leading up to the ADV7150. The ground plane is the graphics board's common ground plane.

Power Planes

The ADV7150 and any associated analog circuitry should have its own power plane, referred to as the analog power plane (V_{AA}). This power plane should be connected to the regular PCB

power plane (V_{CC}) at a single point through a ferrite bead. T his bead should be located within three inches of the ADV7150.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7150 power pins and voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

Supply Decoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with $0.1\,\mu\text{F}$ ceramic capacitor decoupling. Each group of V_{AA} pins on the ADV7150 must have at least one $0.1\,\mu\text{F}$ decoupling capacitor to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the ADV7150 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and consider using a three terminal voltage regulator for supplying power to the analog power plane.

REV. A

Digital Signal Interconnect

The digital inputs to the ADV7150 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

D ue to the high clock rates involved, long clock lines to the AD V7150 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane (V_{CC}), and not the analog power plane.

Analog Signal Interconnect

The $\overline{ADV7150}$ should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.


The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.

Digital Inputs, especially Pixel Data Inputs and clocking signals (CLOCK, LOADOUT, LOADIN, etc.) should never overlay any of the analog signal circuitry and should be kept as far away as possible.

For best performance, the analog outputs (IOR, IOG, IOB) should each have a 75 Ω load resistor connected to GND. These resistors should be placed as close as possible to the ADV7150 so as to minimize reflections. Normally, the differential analog outputs ($\overline{\rm IOR},\,\overline{\rm IOG},\,\overline{\rm IOB}$) are connected directly to GND. In some applications, improvements in performance are achieved by terminating these differential outputs with a resistive load similar in value to the video load. For a doubly terminated 75 Ω load, this means that $\overline{\rm IOR},\,\overline{\rm IOG},\,\overline{\rm IOB}$ are each terminated with 37.5 Ω resistors.

APPENDIX 2

TYPICAL FRAME BUFFER INTERFACE



REV. A -27-

10-BIT DACS AND GAMMA CORRECTION

10-Bit DACs

10-Bit RAM -DAC resolution allows for nonlinear video correction, in particular G amma C orrection. The ADV7150 allows for an increase in color resolution from 24-bit to 30-bit effective color without the necessity of a 30-bit deep frame buffer. In true-color mode, for example, the part effectively operates as a 24-bit to 30-bit color look-up table.

U ntil we have assumed that a linear relationship exists between the actual RGB values input to a monitor and the intensity produced on the screen. T his, however, is not the case. Half scale digital input (1000 0000) might correspond to only 20% output intensity on the CRT (Cathode Ray Tube). The intensity (I_{CRT}) produced on a CRT by an input value I_{IN} is given by:

$$I_{CRT} = (I_{IN})^{\chi}$$

where χ ranges from 2.0 to 2.8.

If the individual values of χ for red, green and blue are known, then so called "G amma C orrection" can be applied to each of the three video input signals (I_{IN});

therefore:

$$I_{IN \text{ (corrected)}} = k(I_{IN})^{1/\chi}$$
 (k = 1, normally)

There has traditionally been a tradeoff between implementing a nonlinear graphics function, such as gamma correction, and color dynamic range. The ADV7150 overcomes this by increasing the individual color resolution of each of the red, green and blue primary colors from eight bits per color channel to ten bits per channel (24 bits to 30 bits).


The table highlights the loss of resolution when 8-bit data is gamma-corrected to a value of 2.7 and quantized in a traditional 8-bit system. Note that there is no change in the 8-bit quantized data for linear changes in the input data over much of the transfer function. On the other hand, when quantized to 10 bits via the 10-bit RAM s and 10-bit DACs of the ADV7150, all changes on the input 8-bit data are reflected in corresponding changes in the 10-bit data.

The graph shows a typical gamma curve corresponding to a gamma value of 2.7. This is programmed to the red, green and blue RAMs of the color lookup table instead of the more traditional linear function. Different curves corresponding to any particular gamma value can be independently programmed to each of the red, green and blue RAMs.

Other applications of the 10-bit RAM - DAC include closed-loop monitor color calibration.

Table A. Gamma Correction Eight Bits vs. Ten Bits

8-Bit Data	Gamma Corrected (2.7)	Quantized to 8 Bits	Quantized to 10 Bits
240	0.977797	250	1001
241	0.979304	250	1002
242	0.980807	251	1004
243	0.982306	251	1005
244	0.983801	251	1007
245	0.985292	252	1008
246	0.986780	252	1010
247	0.988264	252	1011
248	0.989744	253	1013
249	0.991220	253	1015
250	0.992693	254	1016
251	0.994161	254	1018
252	0.995626	254	1019
253	0.997088	255	1021
254	0.998546	255	1022
255	1.000000	255	1023



Gamma Correction Curve (Gamma Value = 2.7)

-28- REV. A

MULTIPLE PALETTE APPLICATIONS

Palette Priority Select Inputs

The palette priority selection inputs allow up to four separate palette devices to be used in a single system to drive a single monitor with subpixel resolution. The IOR, IOG and IOB analog video output signals of each device are connected together, as shown. Signal inputs (PSO, PS1) determine on a pixel by pixel basis which palette device drives the monitor. This allows for implementation of multiple windows applications with each device acting as an independent palette. During initialization, each device is assigned two match bits, MR16 (PSO) and MR17 (PS1) in Mode Register MR1. PSO and PS1 inputs will select one of the preprogrammed devices at any instant when PSO, PS1 matches MR16, MR17, respectively. PSO and PS1 are multiplexed similar to the pixel data, thus allowing for subpixel resolution. The diagrams show an example of one ADV7150 operating in


conjunction with three ADV7151's (Pseudo-C olor RAM -DACs). Each displayed window on the monitor is driven by one of the four devices, as determined on a pixel basis by PSO, PS1. Each device's analog output signals are connected together as shown.

N ote: Only one palette device is selected at any particular instant. The analog output levels of the unselected devices will be $0\ \text{mA}$.

Other applications for the palette priority function using a minimum of two devices (one AD V7150 and one AD V7151) include:

Cursor Overlay on 24-Bit Graphics Active Live Video Overlay (from Frame Grabber) Text/Character Generation and Overlay

(DEVICE: 2)



Multiple Devices Driving a Multiwindow Application

INITIALIZATION AND PROGRAMMING

ADV7150 Initialization

After power has been supplied, the ADV7150 must be initialized. The M ode Register and Control Registers must be set. The values written to the various registers will be determined by the desired operating mode of the part, i.e., True Color/Pseudo Color, 2:1 M uxing/2:1 M uxing, etc.

The following section gives examples of initialization of the ADV7150 operating in various modes.

Example 1

Color M ode 24-Bit True Color

M ultiplexing 2:1 D atabus 8-B it R A M - D A C R esolution 8-B it

SYNC Enabled on IOG

Pedestal 7.5 IRE

Regist	er Initialization	C1	C0	R/\overline{W}	Comment
Write	09H to M ode Register (M R1)	1	1	0	Resets to Normal Operation, 8-Bit Bus/RAM-DAC
Write	08H to M ode Register (MR1)	1	1	0	*(Initializes Pipelining
Write	09H to M ode Register (MR1)	1	1	0	*("
Write	29H to M ode Register (M R1)	1	1	0	*(Calibrates LOADOUT/LOADIN Timing
Write	09H to M ode Register (MR1)	1	1	0	*("
Write	04H to Address Register (A7-A0)	0	0	0	Address Reg Points to Pixel M ask Register
Write	FFH to Pixel M ask Register	1	0	0	Sets the Pixel M ask to All "1s"
Write	05H to Address Register (A7-A0)	0	0	0	Address Reg Points to Command Register 1 (CR1)
Write	00H to Command Reg 1 (CR1)	1	0	0	
Write	06H to Address Register (A7-A0)	0	0	0	Address Reg Points to Command Register 2 (CR2)
Write	ECH to Command Reg 2 (CR2)	1	0	0	Sets 24-Bit Color, 7.5 IRE, SYNC on Green (IOG)
W rite	07H to Address Register (A7-A0)	0	0	0	Address Reg Points to Command Register 3 (CR3)
W rite	C 0H to Command Reg 3 (CR3)	1	0	0	Sets 2:1 Multiplexing, PRGCKOUT = CLOCK/4
Color	Palette RAM Initialization	C1	CO	R/\overline{W}	Comment
Color Write	Palette RAM Initialization 00H to Address Register (A7–A0)	C1 0	CO 0	R/W 0	Comment Points to Color Palette RAM
		0 0	0 1		
Write	00H to Address Register (A7-A0)	0	0 1 1	0	Points to Color Palette RAM
W rite W rite	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H)	0 0	0 1 1 1	0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H) 00H (Green Data) to RAM Location (00H)	0 0 0	0 1 1 1 1	0 0 0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite W rite	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H) 00H (Green Data) to RAM Location (00H) 00H (Blue Data) to RAM Location (00H)	0 0 0 0	0 1 1 1	0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
Write Write Write Write Write	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H) 00H (Green Data) to RAM Location (00H) 00H (Blue Data) to RAM Location (00H) 01H (Red Data) to RAM Location (01H)	0 0 0 0	0 1 1 1 1	0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
Write Write Write Write Write Write	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H) 00H (Green Data) to RAM Location (00H) 00H (Blue Data) to RAM Location (00H) 01H (Red Data) to RAM Location (01H) 01H (Green Data) to RAM Location (01H)	0 0 0 0 0	0 1 1 1 1	0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
Write Write Write Write Write Write	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H) 00H (Green Data) to RAM Location (00H) 00H (Blue Data) to RAM Location (00H) 01H (Red Data) to RAM Location (01H) 01H (Green Data) to RAM Location (01H)	0 0 0 0 0	0 1 1 1 1	0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
Write Write Write Write Write Write	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H) 00H (Green Data) to RAM Location (00H) 00H (Blue Data) to RAM Location (00H) 01H (Red Data) to RAM Location (01H) 01H (Green Data) to RAM Location (01H)	0 0 0 0 0	0 1 1 1 1	0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
Write Write Write Write Write Write Write •	00H to Address Register (A7–A0) 00H (Red Data) to RAM Location (00H) 00H (Green Data) to RAM Location (00H) 00H (Blue Data) to RAM Location (00H) 01H (Red Data) to RAM Location (01H) 01H (Green Data) to RAM Location (01H) 01H (Blue Data) to RAM Location (01H) • • • • • •	0 0 0 0 0 0	0 1 1 1 1 1 1 •	0 0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM

^{*}T hese four command lines reset the ADV7150. The pipelines for each of the Red, Creen and Blue pixel inputs are synchronously reset to the Multiplexer's "A" input. Mode Register bit MR10 is written by a "1" followed by "0" followed by "1." LOADIN/LOADOUT timing is internally synchronized by writing a "0" followed by a "1" followed by a "0" to Mode Register MR15.

-30- REV. A

^{**}T his sequence of instructions would, of course, normally be coded using some form of loop instruction.

Example 2

Color M ode 24-Bit Gamma Corrected True Color (30 Bits)

M ultiplexing 2:1
D atabus 10 Bit
RAM-DAC Resolution 10 Bit
SYNC Ignored
Pedestal 0 IRE

Calibration Every Vertical Sync

Registe	er Initialization	C1	C0	R/\overline{W}	Comment
Write	0FH to M ode Register (M R1)	1	1	0	Resets to Normal Operation, 10-Bit Bus/RAM -DAC
Write	0EH to Mode Register (MR1)	1	1	0	*(Initializes Pipelining
Write	0FH to Mode Register (MR1)	1	1	0	*("
W rite	2FH to Mode Register (MR1)	1	1	0	*(Calibrates LOADOUT/LOADIN Timing
Write	0FH to Mode Register (MR1)	1	1	0	*("
Write	04H to Address Register (A7-A0)	0	0	0	Address Reg Points to Pixel M ask Register
Write	FFH to Pixel M ask Register	1	0	0	Sets the Pixel M ask to All "1s"
Write	05H to Address Register (A7-A0)	0	0	0	Address Reg Points to Command Register 1 (CR1)
Write	01H to Command Reg 1 (CR1)	0	0	0	Calibrates Every Vertical Sync
Write	06H to Address Register (A7-A0)	0	0	0	Address Reg Points to Command Register 2 (CR2)
Write	E0H to Command Reg 2 (CR2)	1	0	0	Sets 24-Bit Color, 0 IRE, No SYNC
Write	07H to Address Register (A7-A0)	0	0	0	Address Reg Points to Command Register 3 (CR3)
Write	41H to Command Reg 3 (CR3)	1	0	0	Sets 2:1 M ultiplexing, PRGCKOUT = $\overline{CLOCK}/8$
Color	Palette RAM Initialization	C1	C0	R/\overline{W}	Comment
Color Write	Palette RAM Initialization 00H to Address Register (A7-A0)	C1 0	CO	R/W 0	Comment Points to Color Palette RAM
		_			
Write	00H to Address Register (A7-A0)	0		0	Points to Color Palette RAM
W rite W rite	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H)	0 0	0 1	0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H) 000H (Green Data) to RAM Location (00H)	0 0 0	0 1	0 0 0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite W rite	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H) 000H (Green Data) to RAM Location (00H) 000H (Blue Data) to RAM Location (00H)	0 0 0 0	0 1	0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite W rite W rite	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H) 000H (Green Data) to RAM Location (00H) 000H (Blue Data) to RAM Location (00H) xxxH (Red Data) to RAM Location (01H)	0 0 0 0	0 1	0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite W rite W rite W rite	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H) 000H (Green Data) to RAM Location (00H) 000H (Blue Data) to RAM Location (00H) xxxH (Red Data) to RAM Location (01H) xxxH (Green Data) to RAM Location (01H)	0 0 0 0 0	0 1	0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite W rite W rite W rite	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H) 000H (Green Data) to RAM Location (00H) 000H (Blue Data) to RAM Location (00H) xxxH (Red Data) to RAM Location (01H) xxxH (Green Data) to RAM Location (01H)	0 0 0 0 0	0 1	0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
W rite W rite W rite W rite W rite W rite	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H) 000H (Green Data) to RAM Location (00H) 000H (Blue Data) to RAM Location (00H) xxxH (Red Data) to RAM Location (01H) xxxH (Green Data) to RAM Location (01H)	0 0 0 0 0	0 1	0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM
Write Write Write Write Write Write Write •	00H to Address Register (A7–A0) 000H (Red Data) to RAM Location (00H) 000H (Green Data) to RAM Location (00H) 000H (Blue Data) to RAM Location (00H) xxxH (Red Data) to RAM Location (01H) xxxH (Green Data) to RAM Location (01H) xxxH (Blue Data) to RAM Location (01H)	0 0 0 0 0 0	0 1	0 0 0 0 0 0 0	Points to Color Palette RAM (Initializes Palette RAM

^{*}T hese four command lines reset the ADV7150 The pipelines for each of the Red, Green and Blue pixel inputs are synchronously reset to the Multiplexer's "A" input. Mode Register bit MR10 is written by a "1" followed by "0" followed by "1." LOADIN/LOADOUT timing is internally synchronized by writing a "0" followed by a "1" followed by a "0" to Mode Register MR15.

REGISTER DIAGNOSTIC TESTING

The previous examples show the register initialization sequence for the ADV7150. These show control data going to the registers and palette RAM . As well as this writing function, it may also be necessary, due to system diagnostic requirements, to confirm that correct data has been transferred to each register and palette RAM location. There are two ways to incorporate register value/RAM value checking:

1. READ after each WRITE: After data is written to a particular register, it can be read back immediately. The following table shows an example with Command Registers CR2 and CR3.

C1	CO	R/W	D0-D7	Comment
0	0	0	06H	Select Command Register 2 (CR2)
1	0	0	E0H	Sets 24-Bit True-Color
1	0	1	E0H	Command Reg 2 Value Read-Back
0	0	0	07H	Select Command Register 3 (CR3)
1	0	0	40H	Set 2:1 M ux M ode
1	0	1	40H	Command Reg 3 Value Read-Back

 READ after all WRITEs completed: All registers and the color palette RAM are written to and set. Once this is complete, all registers are again accessed but this time in Read-Only mode. The table below shows this method for Command Registers CR2 and CR3.


C1	C0	R/\overline{W}	D0-D7	Comment
0	0	0	06H	Select Command Register 2 (CR2)
1	0	0	E 0H	Sets 24-Bit True-Color
0	0	0	07H	Select Command Register 3 (CR3)
1	0	0	40H	Set 2:1 M ux M ode
0	0	0	06H	Select CR2
1	0	1	E 0H	CR2 Value Read-Back
0	0	0	07H	Select CR3
1	0	1	40H	CR3 Value Read-Back
1	0	1	40H	CR3 Value Read-Back

It is clear that this latter case requires more command lines than the previous READ after each WRITE case.

REV. A -31-

^{**}D ata for a gamma curve characteristic is obtainable in Appendix 3.

APPENDIX 6 TEST DIAGNOSTICS



Test/Diagnostic Block Diagram

-32-

The ADV7150 contains onboard circuitry that enables both device and system level test diagnostics. The test circuitry can be used to test the frame buffer memory as well as the functionality of the ADV7150. A number of test registers are integrated into the part, which effectively allows for monitoring of the graphics pipeline. Pixel data is read from the graphics pipeline independent of the pixel CLOCK. The pixel data itself contains the triggering information that latches data into the test registers. This allows for system diagnostics in a continuously clocked graphics system. The test register data is then read by the microprocessor over the MPU.

Access to the test registers is as described in the Microprocessor (MPU) Port section. This section also gives the address decode locations for the various test registers.

Test Trigger (R7)

The test trigger is decoded from the pixel data stream. Bit R7 of the RED channel is assigned the task of latching pixel data into the test registers. A "0" to "1" or a "1" to "0" (as determined by bit C R20 of C ommand Register 2) transition on R7, fills the test register with the corresponding pixel data. This effectively means that a sequence of data travels along the graphics pipeline, with the test registers taking a sample only when there is a transition on Bit R7. The following example shows a sequence with the ADV7150 preset to sample the graphics pipeline on a low to high transition of R7.

	RED	GREEN	BLUE
Pixel 0:	00000000	00000000	00000000
Pixel 1:	0		
Pixel 2:	1		
Pixel 3:	0		
Pixel n- l:	0		
Pixel n:	1		
Pixel n:	0		

In the above sequence of pixels, there is a rising edge on R7 on Pixel 2. The Red, Green and Blue data for Pixel 2, therefore, gets latched into the Pixel T est Register. Pixel 2 continues down

the graphics pipeline and after a number of clocks get latched into the DAC T est Register. This data can then be read from the Pixel T est Register and the DAC T est Registers over the MPU Port. This data will remain in the Pixel T est Registers and the DAC T est Registers until the next rising edge of R7 causes new data to be latched in.

In the above example, the next rising edge of R7 occurs on the Pixel n input. Therefore the data in the Pixel T est Registers and DAC T est Registers must be read over the MPU before the Pixel n data is applied, otherwise they will be overwritten by the Pixel n data and the Pixel 2 data will be lost.

Pixel Test Register

The read-only Pixel T est R egister is 24 bits wide, 8 bits each for red green and blue. It is situated directly after the Pixel M ask R egister. After data is latched into this register by a transition on R7, it is read in three cycles over the M PU Port as described in the M icroprocessor (M PU) Port section.

DAC Test Register

The DAC T est Register is latched with data some CLOCKs after the Pixel T est Register. The DAC T est Register is a 30-bit wide read-only register, corresponding to 10 bits each for red, green and blue data. It is located the Color Palette RAM. If the RAM-DAC is in 8-bit after resolution mode, the upper two bits of the red, green and blue data will be zero. After data is latched into the DAC T est Register by a transition on R7, it is read in three or six cycles over the MPU Port as described in the Microprocessor (MPU) Port section.

SYNC, BLANK and I_{PLL} Test Register

T his is an 8-bit wide register but with only three effective bits. The three lower bits correspond to $\overline{SYNC}, \, \overline{BLANK}$ and I_{PLL} respectively. The upper bits should be masked in software. This register is at the same position in the graphics pipeline as the DAC T est Register. When pixel data is latched into the DAC T est Register, the corresponding status of $\overline{SYNC}, \, \overline{BLANK}$ and I_{PLL} is latched into this register. It is read over the MPU Port as described in the Microprocessor (MPU) Port section.

(N ote: If \overline{BLANK} is low, the corresponding pixel data to the DAC T est Register will be all "0s.")


THERMAL AND ENVIRONMENTAL CONSIDERATIONS

The ADV7150 is a very highly integrated monolithic silicon device. This high level of integration, in such a small package, inevitably leads to consideration of the thermal and environmental conditions in which the ADV7150 must operate. Reliability of the device is significantly enhanced by keeping it as cool as possible. In order to avoid destructive damage to the device, the absolute maximum junction temperature of 150°C must never be exceeded. Certain applications, depending on pixel data rates, may require forced air cooling or external heat-sinks. The following data is intended as a guide in evaluating the operating conditions of a particular application so that optimum device and system performance is achieved.

It should be noted that information on package characteristics published herein may not be the most up-to-date at the time of reading this. Advances in package compounds and manufacture will inevitably lead to improvements in the thermal data. Please contact your local sales office for the most up-to-date information.

Power Dissipation

The diagram shows graphs of power dissipation in watts vs. pixel clock frequency for the ADV7150.



NOTE: THE "WORST CASE ON-SCREEN PATTERN" CORRESPONDS TO FULL-SCALE TRANSITION ON EACH PIXEL VALUE FOR EVERY CLOCK EDGE (00H, FFH, 00H, ...). THE "TYPICAL ON-SCREEN PATTERN" CORRESPONDS TO LINEAR CHANGES IN THE PIXEL INPUT (I. E., A BLACK TO WHITE RAMP). IN GENERAL, COLOR IMAGES TEND TO APPROXIMATE THIS CHARACTERISTIC.

Typical Power Dissipation vs. Pixel Rate

Package Characteristics

The table of thermal characteristics shows typical information for the ADV7150 (160-Lead Plastic Power QFP) using various values of Airflow.

Junction to C ase (θ_{JC}) T hermal Resistance for this particular part is:

 θ_{JC} (160-L ead Plastic Power Q FP) = $1.0\, {\rm ^{\circ}C/W}$ (N ote: θ_{IC} is independent of airflow.)

Table B. Thermal Characteristics vs. Airflow

Air Velocity (Linear feet/min)	0 (Still Air)	50	100	200
θ _{JA} (°C/W) No Heatsink EG&G D 10100-28 Heatsink Thermalloy 2290 Heatsink	25.5 23 19	23 20 17	21 18 15	19 16 12

Thermal Model

The junction temperature of the device in a specific application is given by:

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA}) \tag{1}$$

or

$$T_{I} = T_{A} + P_{D} (\theta_{IA}) \tag{2}$$

where:

 $T_I = Iunction T emperature of Silicon (°C)$

 $T_A = A \text{ mbient T emperature (°C)}$

 $P_D = Power Dissipation (W)$

 θ_{JC} = Junction to C ase T hermal R esistance (°C/W)

 $\theta_{CA} = C$ ase to Ambient Thermal Resistance (°C/W)

 θ_{JA} = Junction to Ambient Thermal Resistance (°C/W)

Package Enhancements

The standard QFP package has been enhanced to a PowerQuad2 package. This supports an improved thermal performance compared to standard QFP. In this case, the die is attached to heatslug so that the power that is dissipated can be conducted to the external surface of the package. This provides a highly efficient path for the transfer of heat to the package surface. The package configuration also provides an efficient thermal path from the ADV7150 to the Printed Circuit Board via the leads.

Heatsinks


The maximum silicon junction temperature should be limited to 100°C . T emperatures greater than this will reduce long-term device reliability. To ensure that the silicon junction temperature stays within prescribed limits, the addition of an external heatsink may be necessary. H eatsinks will reduce θ_{JA} as shown in the T hermal C haracteristics vs. Airflow table.

REV. A -33-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

160-Lead Plastic Power Quad Flatpack (S-160)



-34- REV. A